

J1000 U.S. PTO
10/040460
01/09/02

PATENT NUMBER and
ISSUE DATE

U.S. UTILITY Patent Application

APPL NUM 10040460	FILING DATE 01-09-2002	CLASS 257	SUBCLASS	GAU 2811	EXAMINER
**APPLICANTS: Kitahara Terumasa Yasuda Koichi: TTR					
**CONTINUING DATA VERIFIED: TTR					
** FOREIGN APPLICATIONS VERIFIED: TTR JAPAN 2001-183911 06.18/2001					
PG-PUB <input type="checkbox"/> DO NOT PUBLISH <input type="checkbox"/>		RESCIND <input type="checkbox"/>			
Foreign priority claimed 35 USC 119 conditions met: Verified and Acknowledged Examiners' initials		yes <input type="checkbox"/> no <input type="checkbox"/> yes <input type="checkbox"/> no <input type="checkbox"/> TTR		ATTORNEY DOCKET NO 024016-00022	
TITLE : Semiconductor integrated circuit device					

NOTICE OF ALLOWANCE MAILED		CLAIMS ALLOWED	
		Total Claims	
		Print Claim for O.G	
ISSUE FEE		DRAWING	
Amount Due	Date Paid	Sheets Drwg.	Figs. Drwg.
		Print Fig.	
<input type="checkbox"/> TERMINAL DISCLAIMER		Primary Examiner	
		Application Examiner	
		PREPARED FOR ISSUE	
WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368, Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.			

FILED WITH: ☐ DISK (CRF) ☐ CD-ROM
(Attached in pocket on right inside flap)